Because of the high gain required, we pursued an approach where several lower-gain driver-amplifier and power-amplifier chip designs were created, with the intent to cascade the chips in order of increasing output-power capability to achieve the goals of HIFL A combination of 8 different MMIC driver-amplifier and power-amplifier chips were designed at the Jet Propulsion Laboratory, TRW, and the University of Massachusetts, and were fabricated by TRW. We will now outline our results-to-date of the power-amplifier development effort for FIRST.
POWER AMPLIFIER CIRCUITS ANI MEASUREMENTS
The 0. 1-tm power PHEMT device development at TRW has been reported in [5] . The PHEMT structure is grown using molecular beam epitaxy (MBE) on three-inch substrates and uses a pseudomorphic 1n022Ga078As channel. The PHEMT device structure is based on a double heterostructure design to achieve a high aspect ratio for 0. 1 -.tm gate lengths. We used an 8-finger 160 tm gate periphery PHEMT as the baseline device, and combined the PHEMTs in parallel as needed to achieve high output power. The devices typically exhibit a gate-to-drain breakdown voltage of 6 V measured at a gate current of 0. 1 mA/mm, a peak dc transconductance of 600 mS/mm, a maximum current of 600 mA/mm, a unit current gain frequency fT of 1 30 GHz, and a maximum oscillation frequency fmax of greater than 200 GHz.
Eight different amplifier designs were fabricated to achieve the power, gain, and bandwidth requirements for HIFI. Wide band medium power (-20-50 mW) driver amplifiers were designed as the first driver-stage, narrower-band higher-power (-100 mW) driver amplifiers were used as the second-stage, and high power amplifiers (-200 mW) completed the chain.
The MMIC power amplifiers were designed using either microstrip-line or coplanar waveguide(CPW) matching networks. CPW has the advantage of ease of a shunt element, that is, a single FIEMT with common source configuration can be easily implemented in the layout design. However, for large device periphery (high output power) designs, since a number of PHEMT devices need to be combined in parallel, it becomes difficult to arrange the layout because the source ground cannot be easily realized, especially in millimeter-wave frequency range. The microstrip-line environment is preferred to stack common source transistors in parallel with a via-hole source-ground between the PHEMT devices. Therefore, we used a microstrip-line environment to design the high output power amplifiers and driver chips while we chose a CPW environment to design the medium-power driver amplifiers.
Wide-Band Coplanar Waveguide Driver Amplifiers
The photographs of the two CPW medium power driver amplifiers are shown in Fig. 1 . The top photo is a 3-stage design, intended to cover the frequency range of 65-100 GHz, while the lower photo shows a 4-stage design covering 75-110 GHz.
Both chips are 1.2 mm x 2.3 mm in size. The matching networks are implemented with high and low impedance transmission lines, and lumped element capacitors are used in the interstage and bias networks. The device peripheries are 160-160-160 tm, and 160-160-160-320 .tm respectively. Since the 8-finger, 16O-im PHEMT device is used for a unit device cell, the output stage of the 4-stage CPW amplifier (32O-.tm total gate width) is composed of two separate unit PHEMT devices and combined with a CPW Y-junction. If more devices were to be combined in parallel using CPW, higher N-way combiners with low loss must be carefully designed.
Both CPW amplifiers were mounted in a WR1O waveguide housing (described in Sec. 3) and tested for small-signal gain. Figure 3a shows a typical microstrip driver amp chip. Three design variations were fabricated, to cover 70-81, 89-105, and 100-1 13 GHz (the power amp bands associated with Band 6b, Bands 5,6a and 7a, and Band 7b of HIFI, respectively). All three driver amps follow a common circuit architecture, which is a single-ended two-stage design. The first stage employs two cells of 8-finger, 16O-jtm PHEMT devices and second stage has twice the device periphery with four PHEMT devices in parallel, for a total output periphery of 640 .tm. Reactive matching elements were optimized for increased bandwidth.
Microstrip Driver Amplifiers
Electromagnetic simulations were performed for all the passive structures using Sonnet [6] . The microstrip driver amplifiers were tested for gain using on-wafer small signal measurements, using the method of Ref [7] . The three microstrip driver amplifiers depict high gain performance of 12, 7, and 7 dB as shown in Fig. 3b , for Vd=l.5V, V8 =OV, ld=.25A. 
Microstrip Power Amplifiers
Three microstrip power amplifier designs were also fabricated. The topology used for the microsthp power amplifier designs has been reported in [4] . The power amplifiers also follow a common circuit architecture, which is similar to that of the microstrip driver amplifiers with twice the gate peripheries for both the first and second stages (4 PHEMTS in parallel for the first stage, 8 PHEMTS in parallel for the output stage, for an output periphery of 1 .28 mm.) Figure 4a shows a photograph of the 89-105 GHz chip. The 70-81 and 100-1 13 GHz chips have a similar topology. The chip sizes for all of the microstrip amplifiers are 2.3 x 1.6mm2. A measured typical small-signal gain of at least 8, 7 and 4 dB is achieved at 72-81, 90-101, and 100-1 13 GHz, respectively at Vd =1.5 V with Vg 0 V, 1d5A and is shown in Fig. 4b 
POWER MEASUREMENTS
All of the MMIC chips were diced and tested in a WR-l0 waveguide module (with a pair of microstrip-line to waveguide transitions [10]) for small signal response and output power. A closeup photograph of the 4-stage CPW driver amplifier mounted in the waveguide package is shown in Figure 5 .. The upper-left photo in Figure 5 shows a larger view of the waveguide mount, while the lower photo depicts the whole amplifier module. Below we present output power measurements of the amplifiers. All of the results are for continuous wave (cw) operation. Figure 6 shows the output power data as a function of frequency for the two wide-band CPW amplifiers of Sec.2, packaged in the WR1O waveguide module. The input power for the 3-stage design was 10 mW (10 dBm), and the input power for the 4-stage design was 8 mW (9 dBm). The 3-stage design exhibits 20-38 mW of output power over 75-100 GHz, while the 4-stage design shows between 25-44 mW of output power, due to the increased output stage device periphery. Both amplifiers show several dB of gain compression over the small signal gain curves of Figure 2 . The 3-stage design dissipates .15A(Id) x 2.5V(Vd) = 375 mW of DC power, for a power-added efficiency of between 2.5% and 7.5 % between 75 and 100 GHz. 
Wide-band CPW Amplifier Measurements

Microstrip Amplifier Measurements
For the high power measurements, the microstrip driver amplifiers and power amplifiers were also packaged separately in the WR1O waveguide mount. For the 71-82 GHz band, the amplifier modules were cascaded in order of increasing output stage gate periphery: the microstrip driver (640 im) was followed by the microstrip power amplifier (1.28 mm). For the two higher frequency bands (89-105 and 100-113 GHz), a cpw driver amplifier was inserted at the beginning of the cascaded chain as a gain block, followed by the corresponding microstrip driver amp and microstrip power amp. Power measurements were performed at Vd 2.5 V for all the amplifiers to maximize output power and bandwidth of the chips. Output power was measured at the output of the waveguide package. A backward-wave oscillator (BWO) was used as the W-band source. Three frequency bands are covered in three separate chains of modules. Fig. 7 shows the maximum output power vs. frequency at the output of the cascaded modules. Each amplifier chain demonstrated at least 20 dBm (100 mW) output power in its frequency range. The 100-113 GHz power amplifier has a peak power of greater than 250 mW (25 dBm) at 105 GHz, which is the best output power performance for a monolithic amplifier above 100 GHz to date. It is also noted that the waveguide transition in the package has an insertion loss of -O.35 dB up to 107 GHz, and -.O.5 dB from 107-115 GHz [10] . For the output power results at the MMIC chip end, the numbers mentioned above need to be corrected by this loss factor. were cascaded in groups of 2 or 3 to obtain the data. In the plot, the bands of FIRST/HIFI which will make use of these amplifiers are identified.
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CRYOGENIC MEASUREMENTS
In the FITFI instrument, the power amplifiers will be cooled to lOOK along with the multiplier chains. To test the functionality of the amplifier modules, the 89-105 GHz amplifier chain was cooled to 100 K using a cryogenic refrigerator. The chain consisted of one rnicrostrip driver amplifier followed by a microstrip power amplifier. A BWO supplied the input RF power. A marked increase in the observed output power was observed upon cooling the amplifier modules. Figure 8 shows the comparison between the room temperature output power measurement and the lOOK measurement. A slightly higher drain voltage was used for the measurement at lOOK, to maximize the peak output power. A peak power of 350 mW is observed at 93-94 GHz for the lOOK measurement, an increase of over 100 mW. A 1-2 dB increase was observed across the band.
We performed an additional experiment where we increased the drain voltage to 5 V while the amplifier was cooled to lOOK. We observed that the output power increased to 0.5 W at 94 GHz. This result is in contrast with the room temperature data, where increases in drain voltage did not result in increases in output power beyond Vd =2.5-3 V. When cooled, the power amplifiers can be operated at a higher drain voltage and drain current, and this results in approximately a factor of 2 increase in output power over the room temperature data. We did observe that when a large RE signal was applied to the power amplifiers at Vd 5V, the amplifier failed due to excessive gate leakage current. Fortunately, we can run the amplifiers well below the breakdown condition and still meet the output power requirements of HIFI. 
POWER-COMBINING
While the MMIC power amplifiers combine 4 (.640 mm device periphery) to 8 (1.28 mm device periphery) PHEMTs in parallel on-chip using a microstrip power combiner, in general microstrip power combining has the disadvantage of being fairly lossy. To achieve higher power than what is currently possible from a PHEMT amplifier with 1 .28 mm of device periphery, we have chosen to power-combine amplifiers using magic tees built in WR1O waveguide. Figure 9 identifies the 4-ports of the magic tee: the E-arm, the H-arm, and the two co-linear arms. Two magic tees were built in-house and connected with WR1O waveguide bends as shown in Figure 10 . In the figure, DA= driver amp and PA = power amp. The BWO was used as the RF source, and the input signal (approximately 50 mW) was sent into the E-arm of the magic tee. The power was divided equally between the co-linear arms of the tee, and coupled into two amplifier chains which were reasonably well matched for gain. The H-arm of both magic tees was terminated with a matched load. The amplifiers were recombined into the co-linear arms of the output magic tee, and the resulting power-combined signal was measured at the E-arm of the output magic tee. In order to achieve phase matching between the two amplifier arms, a waveguide shim 16 mils long (corresponding to 35 degrees at 95 GHz) was inserted before DA2. This resulted in maximum gain (and power) of the power-combined structure across the 88-106 GHz band. The right-side of Figure 10 shows the output power results as a function of frequency for the two chains of power-combined amplifiers. The power-combined result is compared with the result of a single amplifier chain. Both results are obtained for Vd =2.5V; 'd=O.8A for the single chain, while 'd=1.6 A for the power-combined chain. Because the waveguide magic tees are low loss, almost a factor of two increase in output power is observed in the power-combined amplifiers. We have obtained over 200mW between 89-107 GHz, and over 400 mW between 93 and 94 GHz, at room temperature. We expect further increases in output power upon cooling.
APPLICATIONS TO FIRSTIHIFI
Our power amplifier results are particularly significant for the needs of FIRST. Foremost, referring to Figure 7 , a single chain of a driver amp cascaded with a high power chip produced >100 mW from 70-83 GHz (-. 17% bandwidth), and over 300 mW between 75-80 GHz. The peak output power for this chain occurred at 79 GHz, with 390 mW of output power. The high power between 79 and 80 GHz is particularly significant for the 1.9 THz (79 GHz x 2 x 2 x 3 x 2) line ofCII, to be observed with HIFI. Other significant results include a record power-bandwidth of greater than 100 mW from 89-105 GHz, and better than 100 mW from 100-1 14 GHz. The power-combined results of the 89-105 GHz amplifier chain meet or exceed the requirements for Band 5 of FIIFI: over 200 mW from 92-106 GHz. A few selected spectral lines of interest to FIRST, along with their frequencies, required power amplifier band, and current state-of-the-art power amp results, are shown in Table 2 . Typical power-added efficiencies for an amplifier chain are in the range of 4%-9%, with DC input power levels of 2. We have achieved record bandwidth and output power using GaAs PHEMT MMIC power amplifiers and waveguide powercombining, over most of the WR1O waveguide band. Our results demonstrate the feasibility of high power sources at 100 GHz and higher. The output power achieved will be used to drive chains of Schottky diode multipliers to demonstrate local oscillator sources in excess of 2 THz for the HIFI instrument. 'unr
